PCB Design, Fabrication & Assembly Blog

"Smart layout" PCB board

Posted on September 10, 2018 by G

5 Tips

459 1 0 Shares

What are the common problems with EMC?

Posted on September 06, 2018 by G

10 questions and answers.

4508 1 0 Shares

High-speed PCB EMC design (2)

Posted on September 06, 2018 by G

Differential mode current and common mode current.

4963 1 0 Shares

High-speed PCB EMC design (1)

Posted on September 06, 2018 by G

Generalization of PCB design principles (1-30)

4529 4 0 Shares

PCB layout technology

Posted on September 03, 2018 by G

In general, the most basic process of designing a board can be divided into three major steps.

4464 1 0 Shares

PCB advanced design electromagnetic interference and suppression

Posted on September 03, 2018 by G

Electromagnetic interference is caused by electromagnetic effects. As components and wiring on the PCB become more and more dense, electromagnetic interference will occur if improperly designed. In order to suppress electromagnetic interference, the following measures can be taken:

3757 1 0 Shares

How to avoid transmission line effects in high speed PCB design?

Posted on September 03, 2018 by G

4 methods and solutions

4396 1 0 Shares

Source synchronization timing relationship and simulation examples

Posted on August 30, 2018 by G

The so-called source synchronization means that the clock strobe signal CLK is transmitted by the driver chip along with the transmission data, and it does not use an independent clock source like the common clock synchronization. In the source synchronous data transceiving, the data is first sent to the receiving end, and the strobe clock is sent to the receiving end for sampling and latching the batch of data after a short time. The schematic diagram is shown in Figure 2. The timing analysis of source synchronization is simpler than the synchronization of common clocks. The analysis methods are very similar. The analysis formula is directly given below:

4899 1 0 Shares

Timing analysis of data retention time

Posted on August 30, 2018 by G

In order to successfully latch data into the device, the data signal must remain active at the input of the receiving chip for a sufficient amount of time to ensure that the signal is correctly latched by the clock sample. This time is called hold time. In the common clock bus, the receiver buffer latches the data with the second clock edge while latching the next data to the data transmitter on the driver side. Therefore, in order to satisfy the receiving end holding time, it is necessary to ensure that the valid data is latched into the receiving terminal flip-flop before the next data signal arrives, which requires that the delay of receiving the clock CLKA is smaller than the delay of receiving the data signal.

4229 1 0 Shares

Timing analysis of data setup time

Posted on August 30, 2018 by G

One of the two necessary conditions for data transmission: the data at the input of RECEIVER generally has the required setup time Tsetup, which means that the data must be valid before the minimum time valid for the clock, and the time at which the data signal arrives at the input should be early enough. At the clock signal, the inequality satisfied by the settling time can be derived.

4563 3 0 Shares

Analyze timing analysis and simulation strategy in high speed PCB design

Posted on August 27, 2018 by G

In the field of network communication, in ATM switches, core routers, Gigabit Ethernet, and various gateway devices, the system data rate and clock rate continue to increase, and the operating frequency of the corresponding processor is also higher; data, voice, and image transmission.

4435 6 0 Shares

Tag: hardware design high-speed circuits

How to solve EMI to improve the performance of multi-layer PCB

Posted on August 27, 2018 by G

In the design of power circuit, electromagnetic interference is one of the key factors affecting product performance. At present, there are many ways to solve the problem of EMI for engineers. Generally, methods for suppressing EMI include: EMI suppression coating, EMI simulation. Design and selection of suitable EMI suppression parts. This article will start with the PCB, and introduce the role and design skills of PCB layered stacking in controlling EMI radiation.

5301 1 0 Shares

The core of PCB design - solving problems

Posted on August 27, 2018 by G

Conducting printed circuit board (PCB) design refers to the production of circuit boards at the lowest possible cost by designing schematic drawings and wiring layout. In the past, this usually required expensive tools, but now, with the availability of free high-performance software tools such as DesignSpark PCBs and design models, the speed of board designers has been greatly accelerated.

4692 1 0 Shares

Characteristic impedance problem in high speed design

Posted on August 24, 2018 by G

In high speed designs, the characteristic impedance of the controllable impedance plates and lines is one of the most important and common problems. First, let's look at the definition of a transmission line: a transmission line consists of two conductors of a certain length, one for transmitting signals and the other for receiving signals (remember that the "loop" replaces the concept of "ground"). In a multi-layer board, each line is part of a transmission line, and an adjacent reference plane can be used as a second line or loop. The key to a line becoming a "good performance" transmission line is to keep its characteristic impedance constant throughout the line.

4142 3 0 Shares

About research on impedance matching

Posted on August 24, 2018 by G

In high-speed designs, the matching of impedance is related to the quality of the signal. The technique of impedance matching can be said to be rich and varied, but how to make a reasonable application in a specific system requires measuring various factors. For example, in our design in the system, many of them use the serial matching of the source segment. Why do you need to match and what kind of matching is used? For example, the majority of the differential matching uses the matching of the terminal; the clock uses the source segment matching.

7795 6 0 Shares

Tag: impedance matching terminal matching

What is EMI, EMS and EMC?

Posted on May 28, 2026 by G

There are many English abbreviations in the field of electrical interference.

10894 2 0 Shares

Routing rules for PCB high-speed boards of four or more layers

Posted on August 20, 2018 by G

The PCB board is divided into many layers. What are the techniques for the high four-layer routing? Let me introduce you to the following.

4082 1 0 Shares

Extend probe bandwidth to improve signal fidelity

Posted on August 20, 2018 by G

As memory designs become more complex and compact, and data rates are increasing, the use of BGA probes to detect DDR DRAM is becoming more popular and has become a requirement. The DDR3 and DDR4 data rates have increased from 800 MT/s to approximately 3200 MT/s. Memory system designers are concerned about whether current BGA probe designs can meet high bandwidth requirements for optimal signal fidelity. Signal fidelity is important for accurate DDR conformance measurements based on JEDEC specifications. In addition, the memory designer needs to perform signal integrity measurements to complete the margin test. Moreover, the margin after eliminating the DDR BGA probe detection effect can be used to design components with lower tolerances. This article describes a new probe calibration method for scalable DDR BGA probe bandwidth to increase the margin of signal integrity testing and minimize errors caused by DDR BGA probes.

4570 1 0 Shares

The Test of Characteristic Impedance

Posted on August 17, 2018 by G

When a square wave of a signal is propelled forward by a high-level positive pressure signal in the signal line of the transmission line assembly, the theoretical reference layer (such as the ground layer) is theoretically necessary. The negative pressure signal induced by the electric field is accompanied by the forward path (equal to the return path of the positive pressure signal reverse path), so that the integral loop system can be completed. If the "signal" advances its flight time for a short period of time, it can be imagined that it suffers from the instantaneous impedance value (Instantanious Impedance) from the signal line, the dielectric layer and the reference layer. This is called "Characteristic impedance."

4513 1 0 Shares

Some easy-to-understand explanations of characteristic impedance

Posted on August 17, 2018 by G

The abstract and complicated digital high-speed logic principle, how to transmit the square wave signal in the transmission line, and how to ensure its signal integrity (Signal Integrity), reduce the noise of its noise (Noise) and other professional expressions, if simple The example of life is explained, but instead of moving a bunch of mathematical formulas and difficult physics language, it is the inspiration and benefit for novices or interlocutors.

4232 1 0 Shares

"Smart layout" PCB board

What are the common problems with EMC?

High-speed PCB EMC design (2)

High-speed PCB EMC design (1)

PCB layout technology

PCB advanced design electromagnetic interference and suppression

How to avoid transmission line effects in high speed PCB design?

Source synchronization timing relationship and simulation examples

Timing analysis of data retention time

Timing analysis of data setup time

Analyze timing analysis and simulation strategy in high speed PCB design

How to solve EMI to improve the performance of multi-layer PCB

The core of PCB design - solving problems

Characteristic impedance problem in high speed design

About research on impedance matching

What is EMI, EMS and EMC?

Routing rules for PCB high-speed boards of four or more layers

Extend probe bandwidth to improve signal fidelity

The Test of Characteristic Impedance

Some easy-to-understand explanations of characteristic impedance

Categories

Recommended Article:

BLOG

&quot;Smart layout&quot; PCB board

What are the common problems with EMC?

High-speed PCB EMC design (2)

High-speed PCB EMC design (1)

PCB layout technology

PCB advanced design electromagnetic interference and suppression

How to avoid transmission line effects in high speed PCB design?

Source synchronization timing relationship and simulation examples

Timing analysis of data retention time

Timing analysis of data setup time

Analyze timing analysis and simulation strategy in high speed PCB design

How to solve EMI to improve the performance of multi-layer PCB

The core of PCB design - solving problems

Characteristic impedance problem in high speed design

About research on impedance matching

What is EMI, EMS and EMC?

Routing rules for PCB high-speed boards of four or more layers

Extend probe bandwidth to improve signal fidelity

The Test of Characteristic Impedance

Some easy-to-understand explanations of characteristic impedance

Categories

Recommended Article:

"Smart layout" PCB board